Location:
Search - fpga ddr
Search list
Description: DDR控制器的VHDL源代码.采用FPGA实现DDR接口控制器,适用于Altera的FPGA,最高频率可到100M-DDR controller VHDL source code. Using FPGA DDR interface controller, applicable to Altera FPGA, the highest frequency available 100M
Platform: |
Size: 776642 |
Author: 张涛 |
Hits:
Description: arm控制FPGA的DDR测试代码,共享一下-arm control FPGA DDR test code sharing what
Platform: |
Size: 2385568 |
Author: yourname |
Hits:
Description: This leon3 design is tailored to the Altera NiosII Startix2
Development board, with 16-bit DDR SDRAM and 2 Mbyte of SSRAM.
As of this time, the DDR interface only works up to 120 MHz.
At 130, DDR data can be read but not written.
NOTE: the test bench cannot be simulated with DDR enabled
because the Altera pads do not have the correct delay models.
* How to program the flash prom with a FPGA programming file
1. Create a hex file of the programming file with Quartus.
2. Convert it to srecord and adjust the load address:
objcopy --adjust-vma=0x800000 output_file.hexout -O srec fpga.srec
3. Program the flash memory using grmon:
flash erase 0x800000 0xb00000
flash load fpga.srec
Platform: |
Size: 114780 |
Author: king.xia |
Hits:
Description: sdram控制器
这里考虑将SDRAM控制器结合目前项目开展来做相应的模块,而不做SDRAM通用控制器,这样也是考虑了FPGA的器件资源而采取的措施。同时编写的逻辑简单,没有多余的逻辑资源有利于提高控制器的速度,满足最后的设计要求。-SDRAM controller here consider SDRAM controller current projects do the corresponding module, but not so common SDRAM controller, as well as consider the FPGA device resources and the measures taken. While the preparation of simple logic, the logic is no spare resources to improve the speed controller to meet the final design requirements.
Platform: |
Size: 3072 |
Author: 林博 |
Hits:
Description: 该程序是在xilinx的FPGA上实现DDR_SDRAM接口,程序是用verylog语言写的-that the procedure was in Xilinx FPGA to achieve DDR_SDRAM interface, procedures used to write the language verylog
Platform: |
Size: 23552 |
Author: 冯伟 |
Hits:
Description: XAPP858 - 利用 Virtex-5 FPGA 实现的高性能 DDR2 SDRAM 接口数据采集 本应用指南描述了用于实现 667 Mbps(333 MHz)高性能 DDR2 SDRAM 接口的控制器和数据采集的技巧。 本数据采集技巧使用了输入串行器/解串器(ISERDES)和输出串行器/解串器(OSERDES)的功能。-XAPP858-use Virtex-5 FPGA high-performance DDR2 SDRA M Interface Data Acquisition Guide describes the application for achieving 667 Mbps (333 MHz) high-performance DDR 2 SDRAM Interface controller and data acquisition techniques. The data collection techniques used serial input/Solution Series (ISERDES) and serial output/Solution Series (O Legacy) function.
Platform: |
Size: 296960 |
Author: mingming |
Hits:
Description: 07全国大学生电子设计竞赛C题获奖作品FPGA外围接口双口RAM部分源码-07 National Undergraduate Electronic Design Contest winning entries C title peripheral interface FPGA dual-port RAM part of source
Platform: |
Size: 1024 |
Author: SRY |
Hits:
Description: 《ALTERA FPGA/CPLD高级篇》高速DDR存储器数据接口设计实例- ALTERA FPGA/CPLD High chapter high-speed DDR memory data interface design example
Platform: |
Size: 24576 |
Author: shicheng342 |
Hits:
Description: DDR(双速率)SDRAM控制器参考设计verilog代码,可以直接用的,很好的-DDR (double rate) SDRAM controller reference design Verilog code, can be directly used, very good
Platform: |
Size: 752640 |
Author: 宋珂 |
Hits:
Description: FPGA芯片与ADI公司的AD9779之间的通信,总共有四个通道,68对LVDS,采样时钟是122.88MHz-FPGA chips ADI' s AD9779 and communication between, a total of four channels, 68 pairs of LVDS, the sampling clock is 122.88MHz
Platform: |
Size: 808960 |
Author: linpingping |
Hits:
Description: Altera Cyclone II FPGA Starter Board原理图-Altera Cyclone II FPGA Starter Board Schematic
Platform: |
Size: 236544 |
Author: 王辉 |
Hits:
Description: ddr 的fpga 控制器的实现 仿真正确-ddr controller fpga to achieve the correct simulation
Platform: |
Size: 3970048 |
Author: gongranli |
Hits:
Description: xilinx应用指南xapp260的中文翻译版本。利用 Xilinx FPGA 和存储器接口生成器简化存储器接口。本白皮书讨论各种存储器接口控制器设计所面临的挑战和 Xilinx 的解决方案,同时也说明如何使用 Xilinx软件工具和经过硬件验证的参考设计来为您自己的应用(从低成本的 DDR SDRAM 应用到像 667 Mb/sDDR2 SDRAM 这样的更高性能接口)设计完整的存储器接口解决方案。-The use of Xilinx FPGA and Memory Interface Generator to simplify memory interface. This white paper discusses the various memory interface controller design challenges facing
Warfare and Xilinx solutions, but also explains how to use Xilinx
Software tools and hardware-proven reference designs to be for your own
With (from low-cost DDR SDRAM applications to such as 667 Mb/s
This higher performance DDR2 SDRAM interface) design a complete deposit
Storage device interface solution.
Platform: |
Size: 1123328 |
Author: 陈阳 |
Hits:
Description: EP3C120的官方开发板原理图,cyclone iii 系列最大的FPGA.-EP3C120s official development board schematics, cyclone iii series of the largest FPGA.
Platform: |
Size: 1176576 |
Author: shuirenmu |
Hits:
Description: 用Virtex4系列FPGA实现DDR控制器的技术介绍-With Virtex4 series FPGA to achieve DDR Controller Technology
Platform: |
Size: 216064 |
Author: 林果 |
Hits:
Description: DDR2控制器设计原码,可以在FPGA上测试通过,并对外部的ddr memory进行读写访问.-DDR2 controller design of the original code, can be tested through the FPGA, and external ddr memory read and write access.
Platform: |
Size: 52224 |
Author: yanxp |
Hits:
Description: 实现对ddr的控制,可以在fpga的仿真环境下跑程序,并有testbench可以参考-implement ddr control
Platform: |
Size: 44032 |
Author: zz |
Hits:
Description: 3.完成系统的FPGA程序开发与调试,主要包括FFT,IFFT,CMUL和转置
存储控制等模块,在此基础上,重点介绍了一种基于DDR SDRAM的行写行读高
效转置存储算法,在采用该算法进行转置存储操作时,读写两端的速度相匹配,
满足流水线操作要求,提高了整个系统的实时性。最后介绍了采用CORDIC算法
实现复图像求模运算的方法,分析了算法的硬件实现结构,并给出了基于FPGA
的实现方法及仿真结果。-he FPGA s development and debugging are implemented,including FFT, IFFT, CMUL and C0ntrol of CTM.Based Oll this,Implementation of a high efficient corner turn memory arithmetic with writing and reading by row based on DDR SDRAM is introduced.When using CTM with this algorithm,me speed of reading and writing maItches and meets the requirement of pipelined operation.Finally a method of model implementation for complex image based on CORDIC algorithm is introduced.The algorithm’s hardware implementation structure is analysed, and implementation methodology and simulation results are given
Platform: |
Size: 5155840 |
Author: mabeibei |
Hits:
Description: fpga实现ddr数据收发测试,完整的工程,下载解压后,即可正确运行,已多次验证无误(FPGA DDR data receive and receive test, complete engineering, download and unzip, can run correctly, has been verified many times)
Platform: |
Size: 16119808 |
Author: 大木瓜 |
Hits:
Description: artix 7系列 fpga mig ddr3应用教程(Artix 7 Series FPGA MIG DDR3 Application Tutorial)
Platform: |
Size: 5444608 |
Author: 北极徘徊 |
Hits: